(pcb "/home/pro/Рабочий стол/kicad/velocomputer/velocomputer.dsn" (parser (string_quote ") (space_in_quoted_tokens on) (host_cad "KiCad's Pcbnew") (host_version "4.0.5+dfsg1-4") ) (resolution um 10) (unit um) (structure (layer F.Cu (type signal) (property (index 0) ) ) (layer B.Cu (type signal) (property (index 1) ) ) (boundary (path pcb 0 132080 -102870 191770 -102870 191770 -68580 132080 -68580 132080 -102870 132080 -102870) ) (plane GND (polygon F.Cu 0 161290 -69850 161290 -80010 162560 -81280 175260 -81280 176530 -80010 176530 -69850 177800 -68580 191770 -68580 191770 -102870 132080 -102870 132080 -68580 160020 -68580)) (keepout "" (polygon F.Cu 0 157480 -83693 160020 -83693 160020 -89027 157480 -89027)) (keepout "" (polygon F.Cu 0 172085 -80391 165735 -80391 165735 -69342 172085 -69342)) (via "Via[0-1]_1500:500_um") (rule (width 800) (clearance 508.1) (clearance 508.1 (type default_smd)) (clearance 127 (type smd_smd)) ) ) (placement (component Capacitors_SMD:C_1206 (place C1 177800 -92710 front 0 (PN 1u)) (place C2 168910 -86360 front 90 (PN 0.01u)) (place C3 175260 -86360 front 90 (PN 0.1u)) (place C4 170180 -92710 front 0 (PN 3300p)) (place C5 181610 -86360 front 270 (PN 22u)) ) (component Diodes_SMD:D_1206 (place D1 170180 -97790 front 180 (PN D)) ) (component custom:1pin (place J1 135890 -78740 front 0 (PN VDD)) (place J2 135890 -95250 front 0 (PN GND)) (place J3 185420 -95250 front 0 (PN GND)) (place J4 185420 -78740 front 0 (PN +5V)) ) (component Inductors_SMD:L_Fastron_PISN (place L1 168910 -74930 front 180 (PN 220u)) ) (component Resistors_SMD:R_1206 (place R1 148590 -83820 front 180 (PN 430K)) (place R2 148590 -88900 front 180 (PN 47K)) (place R4 162560 -92710 front 0 (PN 47K)) (place R5 154940 -97790 front 180 (PN 470K)) (place R6 154940 -92710 front 180 (PN 150K)) ) (component Resistors_SMD:R_2512 (place R3 142240 -86360 front 270 (PN 510K)) ) (component "w_smd_dil:so-8" (place U1 158750 -86360 front 270 (PN LM5017MR)) ) ) (library (image Capacitors_SMD:C_1206 (outline (path signal 100 -1600 -800 -1600 800)) (outline (path signal 100 1600 -800 -1600 -800)) (outline (path signal 100 1600 800 1600 -800)) (outline (path signal 100 -1600 800 1600 800)) (outline (path signal 120 1000 1020 -1000 1020)) (outline (path signal 120 -1000 -1020 1000 -1020)) (outline (path signal 50 -2250 1050 2250 1050)) (outline (path signal 50 -2250 1050 -2250 -1050)) (outline (path signal 50 2250 -1050 2250 1050)) (outline (path signal 50 2250 -1050 -2250 -1050)) (pin Rect[T]Pad_1000x1600_um 1 -1500 0) (pin Rect[T]Pad_1000x1600_um 2 1500 0) ) (image Diodes_SMD:D_1206 (outline (path signal 100 -254 254 -254 -254)) (outline (path signal 100 127 0 381 0)) (outline (path signal 100 -254 0 -508 0)) (outline (path signal 100 127 -254 -254 0)) (outline (path signal 100 127 254 127 -254)) (outline (path signal 100 -254 0 127 254)) (outline (path signal 120 -2200 1060 -2200 -1060)) (outline (path signal 100 -1700 -950 -1700 950)) (outline (path signal 100 1700 -950 -1700 -950)) (outline (path signal 100 1700 950 1700 -950)) (outline (path signal 100 -1700 950 1700 950)) (outline (path signal 50 -2300 1160 2300 1160)) (outline (path signal 50 -2300 -1160 2300 -1160)) (outline (path signal 50 -2300 1160 -2300 -1160)) (outline (path signal 50 2300 1160 2300 -1160)) (outline (path signal 120 1000 1060 -2200 1060)) (outline (path signal 120 -2200 -1060 1000 -1060)) (pin Rect[T]Pad_1000x1600_um 1 -1500 0) (pin Rect[T]Pad_1000x1600_um 2 1500 0) ) (image custom:1pin (pin Round[A]Pad_1524_um 1 0 0) ) (image Inductors_SMD:L_Fastron_PISN (outline (path signal 50 -7000 -2500 -7000 2500)) (outline (path signal 50 -7000 2500 -1250 5500)) (outline (path signal 50 -1250 5500 1250 5500)) (outline (path signal 50 1250 5500 7000 2500)) (outline (path signal 50 7000 2500 7000 -2250)) (outline (path signal 50 7000 -2250 7000 -2500)) (outline (path signal 50 7000 -2500 1250 -5500)) (outline (path signal 50 1250 -5500 -1250 -5500)) (outline (path signal 50 -1250 -5500 -7000 -2500)) (outline (path signal 100 -6400 2000 -6400 -2200)) (outline (path signal 100 -6400 -2200 -1300 -5000)) (outline (path signal 100 -1300 -5000 1300 -5000)) (outline (path signal 100 1300 -5000 6500 -2300)) (outline (path signal 100 6500 -2300 6500 2200)) (outline (path signal 100 -6400 2000 -6400 2300)) (outline (path signal 100 -6400 2300 -1300 5000)) (outline (path signal 100 -1300 5000 1300 5000)) (outline (path signal 100 1300 5000 6500 2300)) (outline (path signal 100 6500 2300 6500 2000)) (outline (path signal 380 -20 260 -20 -250)) (outline (path signal 120 -1290 5090 1250 5090)) (outline (path signal 120 -1290 -5070 1250 -5070)) (outline (path signal 120 1250 -5070 6590 -2280)) (outline (path signal 120 6590 -2280 6590 -2030)) (outline (path signal 120 -1290 -5070 -6490 -2280)) (outline (path signal 120 -6490 -2280 -6490 -2030)) (outline (path signal 120 1250 5090 6590 2290)) (outline (path signal 120 6590 2290 6590 2040)) (outline (path signal 120 -6490 2290 -6490 2040)) (outline (path signal 120 -1290 5090 -6490 2290)) (outline (path signal 100 4300 0 4089.54 -1328.77 3478.77 -2527.48 2527.48 -3478.77 1328.77 -4089.54 0 -4300 -1328.77 -4089.54 -2527.48 -3478.77 -3478.77 -2527.48 -4089.54 -1328.77 -4300 0 -4089.54 1328.77 -3478.77 2527.48 -2527.48 3478.77 -1328.77 4089.54 0 4300 1328.77 4089.54 2527.48 3478.77 3478.77 2527.48 4089.54 1328.77)) (outline (path signal 380 1032.62 10 981.097 -315.276 831.584 -608.712 598.712 -841.584 305.276 -991.097 -20 -1042.62 -345.276 -991.097 -638.712 -841.584 -871.584 -608.712 -1021.1 -315.276 -1072.62 10 -1021.1 335.276 -871.584 628.712 -638.712 861.584 -345.276 1011.1 -20 1062.62 305.276 1011.1 598.712 861.584 831.584 628.712 981.097 335.276)) (outline (path signal 380 792.712 10 752.935 -241.142 637.497 -467.7 457.7 -647.497 231.142 -762.935 -20 -802.712 -271.142 -762.935 -497.7 -647.497 -677.497 -467.7 -792.935 -241.142 -832.712 10 -792.935 261.142 -677.497 487.7 -497.7 667.497 -271.142 782.935 -20 822.712 231.142 782.935 457.7 667.497 637.497 487.7 752.935 261.142)) (outline (path signal 380 490 10 465.039 -147.599 392.599 -289.77 279.77 -402.599 137.599 -475.039 -20 -500 -177.599 -475.039 -319.77 -402.599 -432.599 -289.77 -505.039 -147.599 -530 10 -505.039 167.599 -432.599 309.77 -319.77 422.599 -177.599 495.039 -20 520 137.599 495.039 279.77 422.599 392.599 309.77 465.039 167.599)) (outline (path signal 380 240 10 227.275 -70.344 190.344 -142.824 132.824 -200.344 60.344 -237.275 -20 -250 -100.344 -237.275 -172.824 -200.344 -230.344 -142.824 -267.275 -70.344 -280 10 -267.275 90.344 -230.344 162.824 -172.824 220.344 -100.344 257.275 -20 270 60.344 257.275 132.824 220.344 190.344 162.824 227.275 90.344)) (pin Rect[T]Pad_3000x3000_um 2 -5170 -10) (pin Rect[T]Pad_3000x3000_um 1 5170 10) ) (image Resistors_SMD:R_1206 (outline (path signal 100 -1600 -800 -1600 800)) (outline (path signal 100 1600 -800 -1600 -800)) (outline (path signal 100 1600 800 1600 -800)) (outline (path signal 100 -1600 800 1600 800)) (outline (path signal 120 1000 -1070 -1000 -1070)) (outline (path signal 120 -1000 1070 1000 1070)) (outline (path signal 50 -2150 1110 2150 1110)) (outline (path signal 50 -2150 1110 -2150 -1100)) (outline (path signal 50 2150 -1100 2150 1110)) (outline (path signal 50 2150 -1100 -2150 -1100)) (pin Rect[T]Pad_900x1700_um 1 -1450 0) (pin Rect[T]Pad_900x1700_um 2 1450 0) ) (image Resistors_SMD:R_2512 (outline (path signal 100 -3150 -1600 -3150 1600)) (outline (path signal 100 3150 -1600 -3150 -1600)) (outline (path signal 100 3150 1600 3150 -1600)) (outline (path signal 100 -3150 1600 3150 1600)) (outline (path signal 120 2600 -1820 -2600 -1820)) (outline (path signal 120 -2600 1820 2600 1820)) (outline (path signal 50 -3850 1850 3850 1850)) (outline (path signal 50 -3850 1850 -3850 -1850)) (outline (path signal 50 3850 -1850 3850 1850)) (outline (path signal 50 3850 -1850 -3850 -1850)) (pin Rect[T]Pad_1000x3200_um 1 -3100 0) (pin Rect[T]Pad_1000x3200_um 2 3100 0) ) (image "w_smd_dil:so-8" (outline (path signal 127 -2413 1981.2 -2413 -1981.2)) (outline (path signal 127 -2413 -1981.2 2413 -1981.2)) (outline (path signal 127 2413 -1981.2 2413 1981.2)) (outline (path signal 127 2413 1981.2 -2413 1981.2)) (outline (path signal 127 -1905 1981.2 -1905 3073.4)) (outline (path signal 127 -635 1981.2 -635 3073.4)) (outline (path signal 127 635 1981.2 635 3073.4)) (outline (path signal 127 1905 3073.4 1905 1981.2)) (outline (path signal 127 1905 -1981.2 1905 -3073.4)) (outline (path signal 127 635 -3073.4 635 -1981.2)) (outline (path signal 127 -635 -3073.4 -635 -1981.2)) (outline (path signal 127 -1905 -3073.4 -1905 -1981.2)) (outline (path signal 127 -1203.93 -1244.6 -1227.06 -1390.6 -1294.17 -1522.31 -1398.69 -1626.83 -1530.4 -1693.94 -1676.4 -1717.07 -1822.4 -1693.94 -1954.11 -1626.83 -2058.63 -1522.31 -2125.74 -1390.6 -2148.87 -1244.6 -2125.74 -1098.6 -2058.63 -966.891 -1954.11 -862.366 -1822.4 -795.257 -1676.4 -772.133 -1530.4 -795.257 -1398.69 -862.366 -1294.17 -966.891 -1227.06 -1098.6)) (pin Rect[T]Pad_599.44x1998.98_um 1 -1905 -2794) (pin Rect[T]Pad_599.44x1998.98_um 2 -635 -2794) (pin Rect[T]Pad_599.44x1998.98_um 3 635 -2794) (pin Rect[T]Pad_599.44x1998.98_um 4 1905 -2794) (pin Rect[T]Pad_599.44x1998.98_um 5 1905 2794) (pin Rect[T]Pad_599.44x1998.98_um 6 635 2794) (pin Rect[T]Pad_599.44x1998.98_um 7 -635 2794) (pin Rect[T]Pad_599.44x1998.98_um 8 -1905 2794) ) (padstack Round[A]Pad_1524_um (shape (circle F.Cu 1524)) (shape (circle B.Cu 1524)) (attach off) ) (padstack Rect[T]Pad_3000x3000_um (shape (rect F.Cu -1500 -1500 1500 1500)) (attach off) ) (padstack Rect[T]Pad_599.44x1998.98_um (shape (rect F.Cu -299.72 -999.49 299.72 999.49)) (attach off) ) (padstack Rect[T]Pad_900x1700_um (shape (rect F.Cu -450 -850 450 850)) (attach off) ) (padstack Rect[T]Pad_1000x3200_um (shape (rect F.Cu -500 -1600 500 1600)) (attach off) ) (padstack Rect[T]Pad_1000x1600_um (shape (rect F.Cu -500 -800 500 800)) (attach off) ) (padstack "Via[0-1]_1500:500_um" (shape (circle F.Cu 1500)) (shape (circle B.Cu 1500)) (attach off) ) ) (network (net "Net-(C1-Pad1)" (pins C1-1 D1-1 U1-6) ) (net GND (pins C1-2 C5-2 J2-1 J3-1 R2-2 R6-2 U1-1) ) (net "Net-(C3-Pad1)" (pins C3-1 C4-1 R4-2) ) (net VDD (pins J1-1 R1-1 R3-1 U1-2) ) (net "Net-(R1-Pad2)" (pins R1-2 R2-1 U1-3) ) (net "Net-(C4-Pad2)" (pins C4-2 C5-1 D1-2 J4-1 L1-2 R5-1) ) (net "Net-(C2-Pad1)" (pins C2-1 U1-7) ) (net "Net-(C2-Pad2)" (pins C2-2 L1-1 R4-1 U1-8) ) (net "Net-(C3-Pad2)" (pins C3-2 R5-2 R6-1 U1-5) ) (net "Net-(R3-Pad2)" (pins R3-2 U1-4) ) (class kicad_default "" GND "Net-(C1-Pad1)" "Net-(C1-Pad2)" "Net-(C2-Pad1)" "Net-(C2-Pad2)" "Net-(C3-Pad1)" "Net-(C3-Pad2)" "Net-(C4-Pad1)" "Net-(C4-Pad2)" "Net-(C5-Pad2)" "Net-(R1-Pad2)" "Net-(R2-Pad2)" "Net-(R3-Pad2)" VDD (circuit (use_via Via[0-1]_1500:500_um) ) (rule (width 800) (clearance 508.1) ) ) ) (wiring ) )